Arizona State University - CSE 120S14HW5Solutions

Document Content and Description Below

Chapter 6, problem 3: For the input shown below, show the flip flop outputs (assume negative edge triggered flip flops) Clock D or T CLR' (b and e) CLR' PRE' a) Assume a D flip-flop without a c... lear or preset b) Assume a D flip-flop with active low clear c) Assume a D flip-flop with active low clear and preset inputs d) Assume a T flip-flop,and the Q is initially 0 (no clear or preset) e) Assume a T flip-flop with active low clearChapter 6, problem 4: For the following JK flip-flop, complete each timing diagram: Recall the truth table for a JK flip-flop: J K Q* 0 0 Q 0 1 0 1 0 1 1 1 Q' a) CLK J K CLR' Q Q' b) CLK J K CLR' Q Q' c) CLK PRE' CLR' J K Q Q'Chapter 6, problem 5: Considering the following circuit, complete the timing diagram if the flip flop is: [Show More]

Last updated: 1 year ago

Preview 1 out of 6 pages