University of Illinois, Urbana Champaign-ECE 437-LAB 3-REVIEWED AND EDITED BY EXPERTS 2021

Document Content and Description Below

Lab 3 – Debugging State Machines Introduction Traditionally, the debugging of digital circuits was accomplished using benchtop logic analyzers that were connected to digital circuits through the ... physical I/O pins of an FPGA or an ASIC. If internal signals needed to be monitored, these signals had to be assigned to I/O pins, which could increase the cost and complexity of the design. However, modern FPGAs and ASICs provide an alternative way of debugging which excludes the use of benchtop logic analyzers. By incorporating specific circuits into the design which can monitor the rest of the system and by sending information from these circuits to a computer, we can debug complex designs with few additional resources. In Xilinx, ChipScope Pro coupled with the Integrated Controller (ICON) core and one or more Integrated Logic Analyzers (ILAs) cores can be used to sample and forward any signals in a design to a computer for further analysis. [Show More]

Last updated: 1 year ago

Preview 1 out of 4 pages